Welcome to Bucaro TecHelp!

Bucaro TecHelp
Maintain Your Computer and Use it More Effectively
to Design a Web Site and Make Money on the Web

About Bucaro TecHelp About BTH User Agreement User Agreement Privacy Policy Privacy Site Map Site Map Contact Bucaro TecHelp Contact RSS News Feeds News Feeds

Victims of Sandy Hook

Stop the Slaughter of Innocents. Congress is bought and paid for by gun lunatics and gun promotion groups. If you want to live in a safe America, help buy Congress back for America. Send a donation to Mayors Against Illegal Guns, 909 Third Avenue, 15th Floor New York, NY 10022

Pentium P5 Processor

Pentium P5 Processor

Intel Pentium

The Pentium P5 processor was introduced in 1993. It used a 5 Volt power supply and had 3.1 million transistors. Fabricated in 0.8-micron bipolar complementary metal oxide semiconductor (BiCMOS) technology, its die measured 16.7 mm by 17.6 mm. It had a 2x8 kb L1 cache, and operated at 50, 60 and 66 MHz.

Innovations Introduced in the P5

• Superscalar Architecture

The Pentium P5 was the first superscalar processor. It has two integer (U and V) pipelines that allow it to complete two instructions per clock cycle. The pipelines had five stages and were served by two 32-byte prefetch buffers.

P5 pipelined floating-point unit had 8 stages. A bug that was discovered in its floating point unit soon after it was released. It was a minor bug, but was blown way out of proportion because Intel didn't recognize and correct it immediately.

• Dynamic Branch Prediction

The Pentiumís branch prediction use a Branch Target Buffer (BTB) to speed up program execution by anticipating branches and ensuring that branched-to code was available in cache.

• 64-bit External Data Bus

A 64-bit external data bus gives the Pentium P5 4GB of memory addressing capability, but, it has only 32-bit internal registers. Internally instructions are broken down into 32-bit instructions and data elements.

Pentium die
pentium die

• On-board Interrupt Controller

The Pentium processor has an on-chip Advanced Programmable Interrupt Controller (APIC). This APIC implementation supports multiprocessor interrupt management, inter-processor interrupt support and multiple I/O subsystem support.

• Parity Checking

Even-parity checking is implemented for the data bus and the internal caches and buffers.

RSS Feed RSS Feed

Follow Stephen Bucaro Follow @Stephen Bucaro

Computer Subsections

Fire HD
[Site User Agreement] [Privacy Policy] [Site map] [Search This Site] [Contact Form]
Copyright©2001-2016 Bucaro TecHelp 13771 N Fountain Hills Blvd Suite 114-248 Fountain Hills, AZ 85268